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Cancellation of Crosstalk-Induced Jitter
James F. Buckwalter, Student Member, IEEE, and Ali Hajimiri, Member, IEEE
Abstract—A novel jitter equalization circuit is presented that
addresses crosstalk-induced jitter in high-speed serial links.
A simple model of electromagnetic coupling demonstrates the
generation of crosstalk-induced jitter. The analysis highlights
unique aspects of crosstalk-induced jitter that differ from far-end
crosstalk. The model is used to predict the crosstalk-induced
jitter in 2-PAM and 4-PAM, which is compared to measurement.
Furthermore, the model suggests an equalizer that compensates
for the data-induced electromagnetic coupling between adjacent
links and is suitable for pre- or post-emphasis schemes. The
circuits are implemented using 130-nm MOSFETs and operate at
5–10 Gb/s. The results demonstrate reduced deterministic jitter
and lower bit-error rate (BER). At 10 Gb/s, the crosstalk-induced
jitter equalizer opens the eye at 10 12 BER from 17 to 45 ps and
lowers the rms jitter from 8.7 to 6.3 ps.
Index Terms—Bounded-uncorrelated jitter, deterministic jitter,
equalization, high-speed serial link, jitter.
I. INTRODUCTION
B ROADBAND communication links face many challengesas speeds move into microwave frequencies. In particular,
dense communication environments, required to satisfy demand
for high aggregate throughput, need special consideration to
meet future data rates. At high frequencies, serial links are sus-
ceptible to electromagnetic interference as well as strong atten-
uation and reflections caused by poor electrical interfaces.
Backplane interconnects are particularly limited at higher
frequencies. These interconnects suffer from attenuation due to
skin losses, via stubs, and connectors, severely limiting the signal
integrity [1], [2]. To combat high-frequency attenuation, ampli-
tude equalization is introduced in the transmitter (pre-emphasis)
or receiver (post-emphasis) [3], [4]. Equalizer implementation
is straightforward at the receiver, but high-frequency attenu-
ation requires amplification of the signal and, therefore, the
noise, limiting the signal-to-noise ratio (SNR) [5]. Pre-emphasis
compensates high-frequency attenuation prior to the addition
of noise over the interconnect. This approach, however, suffers
drawbacks in environments where several serial links are situated
in close proximity. In backplanes as well as integrated circuit
environments, a premium on space precludes creating com-
pletely shielded links. Therefore, as we move to faster data rates,
high-frequency signal components couple more electromagnetic
energy into neighboring channels [3]. This coupling manifests as
near-end crosstalk (NEXT) and far-end crosstalk (FEXT) [6].
Crosstalk results from the interaction of electromagnetic
fields generated by neighboring data signals as they propagate
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Fig. 1. Crosstalk jitter generated in the data eye due to the influence of a
neighboring signal.
through transmission lines and connectors, as shown in Fig. 1.
A review of crosstalk mechanisms in different backplane and
on-chip interconnections is offered in [7]. For instance, wiring
capacitances tend to dominate interconnect crosstalk on-chip
and backplane connectors introduce multi-pin crosstalk. Recent
work has addressed crosstalk amplitude equalization issues
between neighboring serial links [8]–[10]. Crosstalk consider-
ations also affect the performance of integrated digital circuits
[11]. However, no effort to date has been made to equalize the
timing jitter resulting from crosstalk.
When signal transitions occur, high-frequency energy couples
between adjacent wires. At the receiver, the timing of both data
eyes is obscured. This timing deviation due to FEXT is called
crosstalk-induced jitter (CIJ). While FEXT causes CIJ, CIJ
behaves differently than FEXT for digital modulation schemes.
In particular, CIJ is insensitive to signal swing and rise time.
This paper reviews crosstalk in signals on coupled lines in
Section II. The impact of crosstalk on jitter is described in Sec-
tion III. The electromagnetic mode between data transitions in-
duces this jitter. This discussion expands on earlier descriptions
in [12]. CIJ is a type of bounded-uncorrelated jitter (BUJ), a
subset of deterministic jitter (DJ) [13], [14].
DJ reduces the sampling range of the data eye, degrading the
bit-error rate (BER) [15]. In Section IV, we apply the model to
CIJ in -level pulse amplitude modulation (PAM), of which
2-PAM and 4-PAM are conventionally implemented, to illus-
trate the jitter tradeoffs associated with higher order modulation
schemes.
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Reducing DJ is important to designing robust links with low
BER. In Section V, we propose general equalizer implementa-
tions for minimizing the impact of CIJ. The CIJ equalizer de-
termines the electromagnetic modes of transitions and adjusts
the delay of each transition. These equalizers rely on dynamic
adjustment of the transition time of the data signal and not am-
plitude emphasis. The circuit implementation in a 130-nm MOS
technology is discussed in Section VI [16]. Finally, the perfor-
mance of a CIJ equalizer is presented in Section VII in terms of
eye opening and BER improvement.
II. CROSSTALK IN TRANSMISSION LINES
In modern high-speed communication links, data are trans-
mitted across parallel transmission lines [5]. The mutual capac-
itance and inductance induces fluctuations on adjacent transmis-
sion lines. This impairment is referred to as crosstalk.
A lumped-element model for the transmission lines demon-
strates the effect of coupled electromagnetic energy in Fig. 2.
The model consists of the self capacitance and inductance. The
coupling occurs through the mutual capacitance, , and the
mutual inductance, . The telegraphist’s equations describe
the spatial and temporal variation of voltage and current on the
adjacent lines [17].
(1)
Solutions to this problem are eigenmodes associated with an
even and odd mode. The even mode is excited when
and the odd mode is excited when .
Any arbitrary excitation is represented through a linear combi-
nation of these two modes. For data communications, we are
concerned primarily with three modes: the even, odd, and su-
perposition when no data transition occurs. We illustrate these
three situations in Fig. 3.
The data transitions occur independently on adjacent lines
and, therefore, the mode changes randomly. Consequently, we
want to demonstrate the variation in the propagation time for
transitions on the lines.
A. Time of Flight
The impact of the coupling mode on data transitions is intu-
itively approached by calculating the time of flight (TOF). TOF
is determined from the odd and even mode propagation constants
for the eigenmodes. From [18], the propagation constants are
(2)
The relationship between the propagation constant and the
phase velocity, , determines the TOF. Consequently,
the odd and even TOF are
(3)
Fig. 2. Lossless coupled transmission line model consisting of the self
capacitance and inductance and mutual capacitance and inductance.
Fig. 3. Modes that occur between the coupled transmission line.
As expected, the TOF increases with the length of the line.
While the odd and even mode TOFs differ, the superposition
mode is not readily determined due to the nature of pulse prop-
agation down the line. As an edge propagates down the trans-
mission line, it induces a voltage spike on the quiet adjacent line.
This spike, in turn, propagates with the edge and grows in am-
plitude. Eventually, the spike will, in turn, influence the arrival
time of the original edge.
Clearly, the speed of the two modes are equal if
. This condition is guaranteed when the
transmission line is homogeneous. Homogeneity holds in
stripline transmission lines because of field symmetry. For
microstrip lines, homogeneity is not generally guaranteed
since the electric and magnetic fields above and below the line
are not symmetric [17]. In general, interconnects are often
implemented as microstrip lines and are inhomogeneous.
To determine the superposition mode arrival time, the
FEXT generated between two transmission lines is solved
in Appendix A. This derivation relies on a weak coupling
argument to allow a Taylor series approximation of the modes
[18]. The TOF for the superposition mode is thus expressed
as . Consequently, the
even and odd mode TOF demonstrated in (3) are treated as
perturbations from this value.
(4)
where the even mode is the addition and the odd mode is the
difference. The perturbation in (4) can be expressed as a forward
coupling time constant, , defined as
(5)
The forward coupling time constant behavior depends on
the implementation. For high impedance lines, the capacitance
dominates and [11], [17]. In this case, the odd
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mode is slower than the even mode. For low impedance lines,
the inductance dominates and . In this case,
the arrival time of the even and odd modes reverse.
III. CROSSTALK-INDUCED JITTER
While crosstalk-induced jitter is caused by FEXT, the behav-
iors differs from FEXT in several ways. In this section, the TOFs
of the even, odd, and superposition mode are incorporated into
a model for data communications to define crosstalk-induced
jitter (CIJ). Discussions and measurements of CIJ support these
results.
Often, high-speed data are transmitted differentially. Between
the differential lines, a virtual ground exists. Depending on the
relative intra-pair and inter-pair spacing of the differential lines,
CIJ can be dominated by the effect of one adjacent data signal.
The jitter on and might be generated by different
neighbors. To simplify the analysis, we study coupling between
and . However, more sophisticated modeling can
analyze the effect over a larger number of neighbors.
If adjacent transitions occur simultaneously, we can develop
a time domain representation for the induced jitter. However,
even with some timing skew between lines, the derivation of
CIJ can still be applied as will be discussed. If we label
the victim signal and the aggressor signal, these signals
can be represented as
(6)
where and are independent data sequences and is the
pulse response of the channel, which is assumed to be identical
on both lines. Following the derivation in [12], we calculate the
arrival time of the victim signal at the decision threshold. When
there is no aggressor present, and variations of the
threshold crossing time are related to other sources of jitter
(i.e., random and deterministic jitter). When the aggressor signal
is present, the coupling introduces the data from the aggressor
to the victim. The time constant derived in the previous section
defines a high-pass filter and couples the high-frequency com-
ponents of the aggressor data. Therefore, the arrival time in the
presence of crosstalk, , is found from the solution of this al-
gebraic equation:
(7)
In Appendix B, suitable approximations are presented to
solve this equation. The result is that the variation of the
threshold crossing time due to CIJ is
(8)
The denominator represents the transition in the victim data and
the numerator represents the transition in the aggressor data.
Note that (8) is only valid when a transition occurs on the victim
data, i.e., .
Fig. 4. Comparison of calculated and measured inductances and capacitances
for coupled microstrip lines on Rogers 5880.
Most importantly, the details of are not apparent in (8).
This is an interesting result because it highlights the differences
between CIJ and FEXT voltage noise. For FEXT, slower tran-
sitions generate less crosstalk-induced noise on the victim line
[5]. However, in terms of jitter, the victim edges are also slow
and more susceptible to jitter. Therefore, the CIJ is not sensitive
(to the first order) to the transition slope.
Additionally, the amplitudes of and cancel out of the
ratio of the aggressor and victim data. This implies that the CIJ
is independent of signal swing. Therefore, pre-emphasis does
not significantly impact CIJ and cannot be used to improve it.
To verify these expressions for CIJ, a set of 8-inch single-
ended microstrip lines are constructed with Rogers 5880 duroid
. The dielectric thickness was 62.5 mil and each 50-
transmission line was 200 mil wide. The coupled lines are de-
signed with impedance matched to the superposition mode. The
microstrip lines are separated by 50 mil, 100 mil, 200 mil, and
400 mil. The capacitance and inductance of the lines is cal-
culated analytically from formulas presented in [19] and [20].
These calculated self inductance and capacitance and mutual
inductance and capacitance are measured experimentally with
an LCR meter. The inductance and capacitances match well at
each of the line separations as shown in Fig. 4.
The TOF of the even and odd modes is calculated from the
extracted parameters in Fig. 5. ADS transient simulations are
also used to calculate the mode TOF. The superposition time of
flight normalizes the plot so that the results reflect the differen-
tial TOF. The plot demonstrates that the TOF increases with de-
creasing line spacing. Furthermore, the odd mode travels faster
than the even mode over the transmission lines, indicating that
the inductance is the dominant coupling effect for the transmis-
sion lines.
A. Effect of Timing Offset Between Victim and Aggressor
While thus far the analysis assumes isosynchronous signal
transmission over the interconnect, CIJ is relatively insensitive
to timing offsets between the victim and the aggressor.
Examining our analysis for CIJ in Appendix A, a phase offset
could be added in the numerator or denominator. Notably, the
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Fig. 5. Time of flight for the microstrip lines.
slope of in the numerator and denominator cancels out. At
small timing offsets, the slope is constant and (8) still holds.
Basically, we expect that the range of time when the crosstalk
translates into CIJ follows the rise and fall time of the signal
slope.
For larger phase offsets, the crosstalk occurs in the data eye
and has little effect on the transition timing. Consequently,
there is a phase offset at which CIJ becomes an amplitude ISI
problem.
In Fig. 6, the jitter is recorded as a function of the offset be-
tween the victim and aggressor signals. Both the peak-to-peak
and rms jitter are recorded. Additionally, the arrival time of the
even and odd modes is plotted on the right axis. Two features are
striking. First, the CIJ is pronounced after a small offset range.
Second, the peak-to-peak and rms jitter are essentially constant
over a large range of offsets. A small minimum occurs in the
rms jitter when the even and odd mode arrival times are equally
spaced from the superposition mode.
Notably, in many backplane applications, the skew specifi-
cations for adjacent channels are much larger than the rise and
fall time of the signals. Consequently, it is difficult to predict
whether FEXT between a pair of adjacent signals will result
in CIJ.
IV. CROSSTALK JITTER IN -PAM
Recent papers have proposed the use of 4-PAM to overcome
channel limitations and we can show the jitter issues of 4-PAM
[4], [8], [21]. In this section, the CIJ expression is applied to
2-PAM and 4-PAM schemes and we develop expressions for
rms and peak-to-peak expressions for the jitter based on un-
coded data statistics. These expressions are useful in comparing
2-PAM and 4-PAM in terms of the CIJ penalty.
A. 2-PAM
For binary data , the ratio in (8) can assume
only three different values: 1, 0, and 1. Thus, the coupling
spreads the transition time of the victim data (and, symmetri-
cally, the aggressor data) between three discrete values as shown
in the original eye in Fig. 1. The probability density function is
(9)
Fig. 6. Timing offset between the aggressor and victim data at 5 Gb/s does not
dramatically affect the rms and peak-to-peak jitter.
The middle, unaltered data transition occurs twice as fre-
quently because the superposition mode occurs twice as often
as either the odd or even modes. With this pdf, we calculate the
BER penalty resulting from the crosstalk.
The rms value CIJ, , is determined from the pdf in (9).
The rms value is useful for determining the timing margins that
will achieve a particular BER [13].
(10)
Additionally, the peak-to-peak jitter, , is calculated
from the bounds of this discrete pdf. The peak-to-peak jitter
gives the total range over which transitions occur. Note that the
rms jitter is always smaller than the peak-to-peak jitter.
(11)
In Fig. 7, a 10-Gb/s data eye is demonstrated for two line
separations. These eyes illustrate the three distinct peaks and
increased separation between the peaks for narrow separations.
The jitter statistics are calculated for each of the line separa-
tions. Each data eye is recorded with and without the effect of
the aggressor to normalize for other sources of jitter. This cor-
rection for the rms and pp jitter is
(12)
Statistics are recorded from a histogram recorded with the
Agilent 81600B wide-bandwidth oscilloscope. The vertical
opening of the histogram is 1 mV and we record 5000 data
points in the histogram. The rms jitter is recorded from the
histogram and we use (10) to calculate the forward coupling
time constant and compare it with the results in Fig. 5. The
statistics are presented in Table I for all four line separations.
increases with decreasing line separation. Additionally,
the time constants associated with the rms and pp jitter are
similar and provide reasonable agreement with the results of
Fig. 5.
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Fig. 7. 2-PAM data eyes at 10 Gb/s shown with and without the aggressor.
Fig. 8. 4-PAM data eyes at 5 GS/s (10 Gb/s) with and without aggressor.
B. 4-PAM
When equally probable quaternary signaling is employed
, the analysis of jitter is more sophisticated.
The larger signal swings imply that stronger aggressive signals
can couple into weaker victim transitions. Additionally, if the
symbols are equally probable, the transition density of 4-PAM
is 75%, which is higher than the transition density for 2-PAM.
The multiple transitions make 4-PAM CIJ more problematic.
Examining the ratio in (8), we anticipate that the CIJ in
4-PAM results in fifteen different threshold crossing deviations,
significantly more than the three calculated for 2-PAM. In
Appendix C, we demonstrate the pdf for 4-PAM CIJ. A variety
of definitions are possible for the jitter of the 4-PAM data eye
TABLE I
CROSSTALK-INDUCED JITTER IN 2-PAM
and we use only the central voltage threshold to calculate the
CIJ pdf. To summarize the results of the Appendix, the rms
jitter for 4-PAM is
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TABLE II
CROSSTALK-INDUCED JITTER IN 4-PAM
In Appendix C, we demonstrate the pdf for 4-PAM. A variety
of definitions are discussed in this Appendix regarding the pre-
cise calculation of rms jitter value. To summarize the results of




A direct comparison with the CIJ calculated for 2-PAM
demonstrates that the rms jitter for 4-PAM is 40% greater than
for 2-PAM. The effect of crosstalk is demonstrated in Fig. 8
and shows the ambiguity introduced into the timing deviations
of the data eye due to the aggressive signal. The result for each
of the four line separations is shown in Table II. The measure-
ments are used to calculate the forward coupling time constant
from (13). The rms jitter, however, does not agree as closely
for close line separations due to the additional contributions of
data-dependent jitter.
V. CROSSTALK-INDUCED JITTER EQUALIZATION
To minimize the BER in the serial link, we want to avoid the
timing ambiguity introduced by CIJ. In the previous sections,
we developed an analysis of crosstalk-induced jitter and pdf for
the threshold crossing time. The separation of discrete peaks is
related to the strength of the coupling between the two lines and
the signaling scheme.
Therefore, we suggest an equalization scheme for links where
CIJ severely degrades the BER. A general analog scheme for a
CIJ equalizer for 2-PAM is proposed in Fig. 9. A symbol period
time delay is used to capture the data values before and after
the transition. The summing device computes the difference be-
tween these data values to produce a three-level signal corre-
sponding to whether the current transition is a rising or falling
edge. This result is multiplied by the result of the neighboring
line to resolve the transition mode. The resulting tri-state signal
indicates the electromagnetic mode of the transitions. For ex-
ample, if both the victim and aggressor data lines have a rising
(or falling) edge, the multiplication results in one, indicating the
even mode. The tri-state value associated with the detection of
this mode is weighted by an appropriate crosstalk equalization
coefficient, which adjusts the time delay of the transition. This
shifts timing deviations that occur in (9) to a consistent transi-
tion edge (i.e., the central transition).
Notably, this adjustment can be implemented in either the
transmitter as a pre-emphasis technique or the receiver before
detection of the signal value.
Fig. 9. Schematic of a two-channel crosstalk-induced jitter equalization.
Fig. 10. Schematic of a two-channel 4-PAM crosstalk-induced jitter
equalization.
The algorithm demonstrated in Fig. 9 exactly compensates
the effect of CIJ. The compensation introduces a time delay,
, to both channels equal to
(14)
When this is added to the deviation occurring due to the CIJ, we
have a total timing deviation of
(15)
Therefore, this CIJ equalizer operates correctly as long as
. Therefore, this scheme will not function prop-
erly for 4-PAM schemes. The advantage of the proposed circuit
in Fig. 9 is its ease of adaptation to high-speed mixed-signal im-
plementation. Additionally, the circuit in Fig. 9 can be extended
to multiple neighbors with a straightforward adaptation of the
demonstrated algorithm. The mode detection can be calculated
between additional neighbors if necessary. Expanding this
scheme will come at the cost of additional circuit and wiring
complexity to route the mode detection signal between other
neighboring links.
A hypothetical CIJ equalizer for 4-PAM is suggested in
Fig. 10. In this schematic, we have used a division element to
compute the voltage ratio in (8). Two calculations are required
because the compensation is different for each channel. In
particular, the channels are reciprocally related and, therefore,
the computational symmetry of CIJ in 2-PAM does not hold.
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Fig. 11. Chip microphotograph of the crosstalk-induced jitter equalizer.
This proposed CIJ equalizer for 4-PAM compensates all the
possible crosstalk-induced timing deviations.
In principle, this equalizer circuit could be implemented in
high-speed links. However, the challenge is to maintain low
complexity and, consequently, low power consumption. One ap-
proach is not to attempt to compensate all of the 15 threshold
crossing time deviations, as the schematic does, but to reduce the
problem to compensating only critical deviations. For instance,
the victim signal is most severely impacted when the data transi-
tion is small and the aggressor signal swing is
large ( ). Compensating these conditions would
correct for the largest timing deviations, and . Notably,
analog implementations of FIR filters have been the best solu-
tions for 4-PAM crosstalk cancellation [8]–[10].
VI. CIRCUIT IMPLEMENTATIONS
The circuit is implemented with 130-nm MOSFETs using
the IBM 8HP process. A chip microphotograph is provided in
Fig. 11 and includes the CIJ equalizer as well as an on-chip cou-
pled wire section for testing the circuit operation. These are de-
scribed in more detail in Section VII. The circuit implementa-
tion focuses on compensating CIJ between two channels using
2-PAM. It consists of high-speed current-mode logic (CML) ex-
clusive-or (XOR) and AND gates to detect transitions and com-
pare the mode at 10 Gb/s as illustrated in Fig. 12. While analog
implementations of the circuits in Fig. 9 are possible, this logic
gate approach is more robust to process variations and is suffi-
cient for a proof-of-concept of the jitter equalizer.
The logic gates generate logical values when the even or odd
modes occur and are multiplied by a coefficient to adjust a vari-
able time delay. An XOR detects a transition on each line. The
results of the neighboring line are ANDed to determine whether
either the even or odd mode has occurred. An XOR between each
line determines which mode is present. Since the timing adjust-
ment in this case is feed-forward, the delay of the logic gates
can be compensated by adding delay in the data paths.
The multiplexer combines the results of the even and odd
transition detection to adjust the time delay. The multiplexer cir-
cuit diagram and operation is illustrated in Fig. 13. Three output
voltages are generated that depend on the differential control of
Fig. 12. Implemented version of two-channel CIJ equalizer.
Fig. 13. Schematic and operation of the mode multiplexer.
the select input. When either the even or odd modes occur, the
output is driven between or , respectively. Conse-
quently, control over the total range of arrival times for the odd
and even mode can be controlled with .
While the arrival time of the superposition mode is ideally
between the even and odd modes, the discussion of the timing
offsets and illustration in Fig. 6 of the relative timing of the
odd, superposition, and even modes implies that control over the
superposition delay is also useful. Additionally, the nonlinear
delay variation described in the following paragraphs suggests
that independent control of the superposition mode delay is es-
sential. Consequently, the select input controls the relative po-
sition of the superposition timing. Note that if the differential
select voltage is zero, the voltages corresponding to the odd and
even modes are equally spaced.
The time delay element consists of a simple cross-cou-
pled differential pair through which current can be starved.
The schematic for the delay stage is shown in Fig. 14. The
cross-coupled differential pair can be analyzed as a negative re-
sistance loading the output drain resistance [22]. The advantage
of the cross-coupled delay stage is the constant large-signal
swing while providing variation of the small-signal characteris-
tics. Additionally, the time delays are tuned for the appropriate
tap delay and bit rate.
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Fig. 14. Schematic of the delay cell.
A first-order analysis demonstrates the delay variation pos-
sible in the delay cell. The equivalent circuit for this cell places
a negative resistance that depends on the current steered through
cross-coupled pair in parallel with . Consequently, the first-
order transfer function for this stage is
(16)
where . This implies that the delay of the
stage is found from the time constant associated with the
pole [23]:
(17)
This variation has been plotted against the actual transient
simulation in Fig. 15. This plot also demonstrates the proper
sizing of the cross-coupled differential pair with respect to the
differential pair. In particular, the desired delay variation is
chosen from the amount of crosstalk-induced jitter that should
be compensated. Consequently, the size of is chosen as
a ratio to . The obvious tradeoff for delay variation from
the analysis in (16) is the bandwidth for the high-speed signal.
It is clear that the circuit provides for at most 30 ps of delay
variation. Consequently, the CIJ equalizer can compensate
of 15 ps.
The important characteristic of the delay variation in Fig. 15
is that it is nonlinear. If the application only required two delay
values, the nonlinearity of the delay variation would not be an
important design consideration. However, for this equalizer,
three specific delays need to be selected. Consequently, if we
desire equally spaced variation as described by the pdf in (9),
the voltage swing must be unequal. Therefore, the variable con-
trol over the superposition time delay in Fig. 13 improves the
operation. Other delay elements offer more tuning linearity and
might be considered alternatively but achieving high linearity
over a wide range is difficult [24].
The entire two-channel circuit consumes 330 mA from a 2-V
supply. The supply was higher than specified for this fabrica-
tion technology to adjust for process variations. This includes
additional circuits not described in these results but discussed
in [16]. The chip area measures 1 mm 1 mm The actual area
of the CIJ equalizer is 140 m 100 m and consumes 40 mA
from simulation. The remaining current consumption supports
the output buffering.
Fig. 15. Transient and analytic delay variation for delay cell illustrated
in Fig. 14.
VII. RESULTS
Two measurements are presented to show the performance
improvement of the CIJ equalizer. The first measurement shows
a decrease in the rms and peak-to-peak jitter in the data eye.
The second measurement is the increase in the timing range that
achieves at 10 BER.
The chip is wirebonded to a Rogers 5880 duroid test board
on a brass mount. To generate uncorrelated data sequences at
5–10 Gb/s, differential outputs of an Anritsu MP1763C pulse
pattern generator (PPG) are delayed with respect to one another
by 10 bits. The pseudo-random bit sequences generated by the
MP1763C are maximal length sequence, which has low ( zero)
autocorrelation after one bit [5].
For this work, the delay value is adjusted manually to re-
duce the CIJ. It is possible to include adaptation by using a
time-to-voltage conversion that samples the timing deviations
for particular bit sequences between the neighboring lines.
For 10-Gb/s testing, the two data paths are coupled through
40- m-long on-chip transmission lines spaced 400 nm apart.
The coupling capacitance for these lines is 3.34 fF and the cou-
pling is dominated by the mutual capacitance since the two lines
are not terminated by the line impedance but instead by the
drain resistance. Consequently, the capacitive term in (5) dom-
inates the coupling. These transmission lines are driven with a
400- A buffer and terminated with 4 k . The predicted forward
crosstalk coupling time constant is calculated as 6.7 ps. How-
ever, the transient simulations indicate that is 6 ps.
The first measurement collects jitter statistics around the
center of the data eye where the jitter is lowest. The rms jitter
and peak-to-peak jitter are measured with and without CIJ
equalization. The compensation voltage is tuned to provide the
minimum jitter. In Fig. 16, the data eye demonstrates that
reduces from 8.7 to 6.3 ps at 10 Gb/s. reduces from 48.9 to
34.2 ps. Using (12), the rms value indicates that the circuit re-
duced the rms jitter contribution CIJ by 6 ps. The peak-to-peak
value indicates that the circuit reduced the peak-to-peak contri-
bution of CIJ by 14.7 ps. From (10) and (11), this implies the
is 7.4 and 8.5 ps, respectively. These values are only slightly
higher than the expected from simulation.
For testing at 5 Gb/s, the two data sequences are coupled
through a series combination of the on-chip transmission lines
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Fig. 16. Data eyes at 10 Gb/s before and after equalization.
Fig. 17. Data eyes at 5 Gb/s before and after equalization.
and coupled microstrip lines fabricated on Rogers 5880 duroid
described earlier. A 100-mil line spacing is used for the cou-
pled lines. From Table I, is 14.3 ps at the input of the re-
ceiver. This contribution overwhelms the impact of the on-chip
transmission lines. In Fig. 17, the data eye demonstrates that
reduces from 17 to 7.4 ps at 5 Gb/s. Using (12), the rms value
indicates that the circuit reduced the rms jitter contribution CIJ
by 15.3 ps. The peak-to-peak value indicates that the circuit re-
duced the peak-to-peak contribution of CIJ by 44.7 ps. From
(10) and (11), this implies the is 21.6 and 22.3 ps, respec-
tively. Since the delay variation was nominally limited to 15 ps,
the CIJ equalization may be further improved. A summary of
the jitter statistics at 5 and 10 Gb/s is also shown in Table III.
The second measurement sketches the bathtub curve for the
eye opening with the Anritsu MP1764C error detector. The BER
is recorded at each particular sampling time to form a curve. The
notable improvement of and is reflected by the larger eye
opening in Figs. 18 and 19 after compensation. A summary of
these results at 5 and 10 Gb/s is also shown in Table III. To define
TABLE III
IMPROVEMENT OF CROSSTALK-INDUCED JITTER AT 5 AND 10 Gb/s
Fig. 18. Bathtub curve resulting before and after equalization at 10 Gb/s.
Fig. 19. Bathtub curve resulting before and after equalization at 5 Gb/s.
a figure for performance of the equalizer, we quote the BER
at 10 for the purposes of determining the eye opening. The
BER curve measured before compensation shows an opening of
17 ps at 10 BER and 45 ps after compensation at 10 Gb/s.
At 5 Gb/s, the eye opening increases from 102 to 143 ps. This
indicates the substantial eye improvement possible due to the
CIJ equalizer.
VIII. CONCLUSION
This paper discusses the effect of crosstalk on timing jitter in
high-speed serial communications. The analysis demonstrates a
method to quantify the amount of crosstalk-induced jitter from
the mutual capacitance and inductance between two adjacent
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lines. These coupling components are demonstrated to cause
a variation in the time of flight of even and odd transition
modes between the adjacent lines. An expression for the total
crosstalk-induced jitter is derived and demonstrated on both
2-PAM and 4-PAM signaling schemes. The analysis suggests
equalization that compares the transition mode between neigh-
boring lines. The circuit is fabricated in 130-nm MOSFET
technology and operates between 5 and 10 Gb/s. Reduction in
the rms and peak-to-peak jitter are demonstrated in the data
eye. Bathtub curve measurements verify the improvement of
through increase sampling range.
APPENDIX A
If we assume weak coupling between the lines, we can ignore
the impact of secondary reflections (i.e., ). In this case,
the even and odd mode voltages are delayed versions of the gen-
erator voltage. The superposition mode between lines 1 and 2 is
(18)
Therefore, the voltage on line 2 is zero if the two modes prop-
agate at the same speed. In inhomogeneous lines, they do not and
the result is a voltage spike on the line. The qualitative upshot
of the weak coupling argument is that this spike does not affect
the line 1 significantly.
The time of arrival for the superposition mode is thus ex-
pressed as .
(19)
Using the binomial expansion for the square root, this equation
reduces to
(20)
Analytical results for strong coupling are difficult to reach.
Furthermore, strong coupling is problematic for binary data
communications since the waveforms are distorted greatly
during transmission.
Coupling severely distorts the different waveforms when the
arrival times of the even and odd mode become widely sepa-
rated. When the odd mode occurs well before the even mode, for
instance, the superposition mode does not interpolate smoothly
between these two modes. Consequently, the transition of the
superposition mode is no longer monotonic.
Therefore, a useful limit on strong coupling relates the tran-
sition time of the waveform to the amount of coupling. To en-
sure that the even and odd edges begin and end in the same time
interval
(21)
where is the rise time (or fall time, whichever is longer) of
the signal.
APPENDIX B
To calculate the threshold crossing time deviation due to
crosstalk, , we can apply a first-order Taylor series to the
victim and aggressor signal using the original result for an
unaffected signal. This is reasonable since often the rising edge
is monotonic. The victim signal is approximated as
(22)
In this expression, is the first derivative of the pulse re-
sponse. The first term in this equation represents the pulse re-
sponse without the aggressor signal. Therefore, (7) becomes
(23)
Unfortunately, the argument of the derivative of the pulse
response contains different times. To handle this, we make a
Taylor series approximation for . Consequently, we
have a closed-form solution for :
(24)
Two approximations are particularly relevant. First, the nu-
merator and denominator both contain the derivative of the pulse
response. Typically, this derivative is strongest at the rising and
falling edges ( and ), respectively. Consequently, all
other terms in the summation can be assumed to be zero. Ad-
ditionally, the solution simplifies further if we assume both the
rising and falling edges have the are equal and opposite transi-
tions, i.e., . Now
(25)
Finally, we can make the assumption that the second deriva-
tive of the slope can be taken to be zero near . The threshold
crossing time in the presence of the aggressor can be simply ex-
pressed as
(26)
The crosstalk-induced jitter is defined as
(27)
APPENDIX C
Relating measurements of the jitter in 4-PAM to the BER is
not straightforward. Because of the multiple thresholds required
to detect a four level signal, there are many transitions in the
4-PAM data eye. For detecting any one symbol, only a subset of
these transitions is important. These issues are discussed in [25].
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In particular, we use a definition for the jitter that is
straightforward from a measurement perspective. Locating the
histogram around the center of the middle transition captures
many, but not all of the transitions that occur. A pdf describing
the CIJ can be constructed for analyzing the jitter statistics for
a histogram located at the middle transition crossing (i.e., 0 V):
(28)
In the absence of noise, expressions for the rms and peak-to-
peak jitter for CIJ can be calculated as for 2-PAM. The standard
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